Cadence Announces the Industry's First Memory Model for LPDDR5
New model simplifies SoC verification, speeding delivery of mobile and datacenter products
SAN JOSE, Calif. -- Oct 12, 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced the Cadence® Memory Model for the LPDDR5 standard. This new verification IP (VIP) product enables engineers to verify that system-on-chip (SoC) designs are compliant with the JEDEC interface standard, and that they can operate correctly in a system with the actual memory components. Validation of designs using the LPDDR5 memory model reduces the risk of mistakes, rework and delayed production, leading to faster production ramp-up and higher product quality.
LPDDR5 is the next generation of low-power DRAM and is designed to speed performance, improve signal integrity and reduce refresh times. It is widely anticipated to be used in both mobile and server applications. Due to its enhanced performance, phones and tablets are expected to gain laptop-class performance, with datacenter servers maintaining performance but consuming much less energy.
“By continually adding to the industry’s most complete and widely used memory model portfolio, Cadence enables customers to quickly take advantage of new standards such as LPDDR5 in their designs,” said Erik Panu, corporate vice president, IP Group at Cadence. “Our customers are eager to take advantage of the performance and power benefits of LPDDR5, and the early availability of these memory models can allow them to accelerate their adoption of this new technology with confidence.”
Availability
The new Cadence memory model for LPDDR5 is available now for pre-order by early adopters, with general availability scheduled for late Q4. To learn more about this product, go to www.cadence.com/news/LPDDR5Memory.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Cadence Enables Next-Gen AI and HPC Systems with Industry’s Fastest HBM4 12.8Gbps IP Memory System Solution
- Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026