ByteTools' Low-Cost Catapult Probe Supports Tensilica's Processors
SANTA CLARA, Calif. – March 27, 2007 – ByteTools and Tensilica, Inc. today announced that ByteTools' Catapult JTAG probes are available for Tensilica's Diamond Standard and Xtensa configurable processors. The high-performance, low-cost Catapult devices work out-of-the-box with Tensilica's software development tools, meaning that users need not install any additional software. Catapult probes interface to the standard XOCD 14-pin JTAG header, with Catapult EJ-1 offering an Ethernet host interface, and Catapult UJ-1 offering a USB host interface.
“We worked with Tensilica because their processor cores have become very popular in a wide variety of applications, ranging from networking and storage to consumer electronics and multimedia,” stated Nandini Rajan, CEO, ByteTools.
“ByteTools offers highly cost-effective probes for debugging, and we are happy to work with them as they support our mutual customers,” stated Steve Roddy, Tensilica's vice president of marketing.
Pricing and Availability
The Catapult EJ-1 and UJ-1 probes are available now directly from ByteTools and are priced at $495 and $395 respectively.
About ByteTools
ByteTools, Inc. is a provider of test and development productivity tools for hardware and software development that can be purchased direct or through OEMs, value-added resellers and distributors. We are proud users of our own products, some on a daily basis for our own development and testing. We also build customized products to meet specific requirements, either for hardware or software. For more information, see www.byte-tools.com.
About Tensilica
Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
Related Semiconductor IP
- UALink 200G v1.0 Verification IP
- CCSDS SCCC Demapper and Turbo Decoder
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
Related News
- Accusonus Achieves 60 Percent Reduction in Computational Cost of Speech Enhancement Software for Cadence Tensilica HiFi DSPs
- Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D
- Andes Custom Extension™ (ACE) Supports AndesCore™ 45-Series Processors to Provide Flexible Acceleration
- Terapines ZCC Toolchain Fully Supports Andes RISC-V Processors
Latest News
- Marvell, Microsoft and Oracle Establish OCP Working Group to Standardize Data Center Hardware Security
- At GAITA, PUFsecurity Shows How PUFrt and PUF-Based HSMs Give Agentic and Physical AI a Verifiable Root of Trust
- QuickLogic Secures Six-Figure eFPGA IP Contract for Automotive Industrial SoC
- Faraday Powers Intelligent Sensing with New 14nm MIPI C/D Combo PHY IP
- Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards