Barco Silex Image Processing Solutions Support Altera's Excalibur Devices
Barco Silex IP Portfolio for Image Processing and Digital Video Now Available to Altera Customers
San Jose, Calif., June 20, 2002-Altera Corporation (Nasdaq: ALTR) customers using Excalibur™ embedded processor solutions for image processing and digital video have access to Barco Silex's intellectual property (IP) portfolio. Barco Silex-now a member of Altera's Megafunction Partners Program (AMPP)-will initially introduce several flavors of JPEG decoders optimized for use within a number of Altera devices.
"Joining the AMPP program is a logical step and recognition of the skill and experience that our design team has with Altera products," said Thierry Watteyne, general manager of Barco Silex. "Barco Silex has a long history of developing IP cores for customers designing at the leading edge of digital video and imaging processing. Partnering with Altera will allow us to better service our customers' needs by providing turnkey design services and IP cores optimized for use with world class programmable devices."
Member of Altera's Certified Design Centers (CDC) program, Barco Silex's engineers receive certified training on Altera system-on-a-programmable-chip (SOPC) solutions which include Altera Excalibur embedded processor solutions and MegaCore® IP functions.
"Barco Silex's experience in image processing and digital video will be a tremendous benefit to our customers," said Craig Lytle, vice president of Altera's intellectual property business unit. "In addition to having access to leading edge IP, our customers can also leverage Barco Silex's tremendous Altera design services experience and IP portfolio."
The JPEG cores are intended for high-speed decoding of gray-scale, color or multi-scan images coded with ISO/IEC 10918-1 baseline coding standard. The autonomous behavior of the cores, their simple FIFO-like interfaces and their 100% synchronous structures allow easy integration with complex image processing systems. In a typical implementation the JPEG cores utilize only 10K Logic Elements (Les) and 50 ESBs.
About Barco Silex
Barco Silex , belonging to the Belgian BARCO group, innovator in image processing, is a design house with high skilled engineers and offices in France and Belgium , specialized in high-end SoPC / SoC , subsystem hardware/software development and board design for more than 10 years . More info and an overview of Barco Silex' expertise is available at http://www.barco-silex.com
About the Altera Megafunction Partners Program (AMPP)
The Altera Megafunction Partners Program, established in August 1995, was created to bring the advantages of design reuse to users of Altera PLDs. AMPP is an alliance between Altera and developers of IP cores that encourages megafunction development. Altera provides technical information and training to the AMPP partners, who create and support IP cores targeted for Altera PLDs. Currently, there are over 30 AMPP partners offering more than 150 megafunctions. Customers may request a free evaluation of any of these cores through Altera's megafunction listings at http://www.altera.com/ipmegastore.
About Altera
Altera Corporation (Nasdaq: ALTR) is the world's pioneer of system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at http://www.altera.com.
###
Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holder.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- LeapMind Announces AI Image processing model which operates on edge devices
- Barco delivers its JPEG 2000 IP cores on all 40nm FPGA platforms
- Barco and Merging Technologies join efforts to present a HD JPEG 2000 Player & Ingester
- Barco presents innovative solution for sub-frame latency processing of single-tile JPEG 2000 images
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options