Austereo licenses audio IP core portfolio from Coreworks including SPDIF, I2S/LJ/RJ serial interfaces and asynchronous sample rate converter for use in radio broadcasting equipment
Lisbon, Portugal, July 23, 2009 -- Coreworks S.A., a leading provider of audio semiconductor IP solutions, today announced that Austereo Corporation, an entertainment based media company based in Australia, has licensed a complete set of audio IP to be used in radio broadcasting equipment implemented with FPGAs. The licensed IPs include the Configurable Multi-Standard Stereo Audio Receiver and Transmitter IP cores (CWda16 and CWda17), the light SPDIF Receiver and Transmitter IP cores (CWda03 and CWda04), and the high-quality, low noise, low distortion, 24-bit audio Asynchronous Sample Rate Converter (CWda52).
“Nowadays it is possible to implement complete audio systems in FPGAs by assembling virtual components together.” said Brett Kelly National Project Engineer from Austereo Corporation. “Coreworks proved to be a one-stop shop for a great deal of the IP cores that we needed.”
“Working with Austereo is a great joy for Coreworks, and it proves we can reach a diversified market place, and not only the traditional semiconductor, facless and OEM market. This is possible because our IP is designed to be truly technology independent, supporting FPGA as well as SoC design flows”, said José T. de Sousa, Coreworks’ CEO. “Coreworks have been working on audio interface IP while developing its state-of-the-art DSP technology: the SideWorks™ architecture, which will enable the company to tackle audio processing in addition to audio interfacing. We are preparing a self-contained audio engine, with the SideWorks architecture inside, which will support AC-3, AAC, MPEG audio layers I/II/III, etc,.as well as multiple pre and post processing audio functions.”
The Coreworks’ family of IP building blocks is offered for both FPGAs and ASICs. For more information please visit www.coreworks-sa.com.
About Coreworks®
Coreworks® S.A. is a leading provider of multimedia and communications semiconductor intellectual property. Coreworks’ IPs have been integrated in a wide variety of products, and implemented in various process geometries. Its proprietary technology and tools allows rapid creation and programming of Reconfigurable HW/SW IPs, targeting emerging applications such as satellite radio, software radio, DTV, IP-Phone, MID, wireless communications, etc.
About Austereo Corporation
Austereo Group Ltd is one of Australia's most progressive and exciting entertainment based media companies. Reaching over 4.5 million Australian's weekly, Austereo delivers a combination of traditional and new media platforms on which to communicate with our audience. The company operates three national radio networks; Today and Triple M, with stations in all mainland Australian state capital cities along with two leading joint venture stations in Newcastle and Canberra, as well as Australia’s first national commercial digital radio network, Radar. The company is also involved in offshore markets, including Malaysia and the UK.
“Nowadays it is possible to implement complete audio systems in FPGAs by assembling virtual components together.” said Brett Kelly National Project Engineer from Austereo Corporation. “Coreworks proved to be a one-stop shop for a great deal of the IP cores that we needed.”
“Working with Austereo is a great joy for Coreworks, and it proves we can reach a diversified market place, and not only the traditional semiconductor, facless and OEM market. This is possible because our IP is designed to be truly technology independent, supporting FPGA as well as SoC design flows”, said José T. de Sousa, Coreworks’ CEO. “Coreworks have been working on audio interface IP while developing its state-of-the-art DSP technology: the SideWorks™ architecture, which will enable the company to tackle audio processing in addition to audio interfacing. We are preparing a self-contained audio engine, with the SideWorks architecture inside, which will support AC-3, AAC, MPEG audio layers I/II/III, etc,.as well as multiple pre and post processing audio functions.”
The Coreworks’ family of IP building blocks is offered for both FPGAs and ASICs. For more information please visit www.coreworks-sa.com.
About Coreworks®
Coreworks® S.A. is a leading provider of multimedia and communications semiconductor intellectual property. Coreworks’ IPs have been integrated in a wide variety of products, and implemented in various process geometries. Its proprietary technology and tools allows rapid creation and programming of Reconfigurable HW/SW IPs, targeting emerging applications such as satellite radio, software radio, DTV, IP-Phone, MID, wireless communications, etc.
About Austereo Corporation
Austereo Group Ltd is one of Australia's most progressive and exciting entertainment based media companies. Reaching over 4.5 million Australian's weekly, Austereo delivers a combination of traditional and new media platforms on which to communicate with our audience. The company operates three national radio networks; Today and Triple M, with stations in all mainland Australian state capital cities along with two leading joint venture stations in Newcastle and Canberra, as well as Australia’s first national commercial digital radio network, Radar. The company is also involved in offshore markets, including Malaysia and the UK.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- ASRC New Audio Sample Rate Converter (ASRC) IP Core from CAST Offers Versatility with High Fidelity
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers