ASIC Design Time to Match FPGA, Says LSI Logic
By Richard Wilson -- Electronics Weekly, 2/10/2005
LSI Logic is bidding to match the short design cycles typically achieved with FPGAs with its low cost platform ASIC products, the company says.
Compared with the design cycle for full custom ASICs of a year or more, the company claims to turn a platform ASIC design around in under three months. "Ten weeks is the target, the same as with FPGAs, and we are about there," Wilf Corrigan, CEO of LSI Logic, told Electronics Weekly.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Real Time Logic Joins Andes Technology Corp.'s New Internet of Things Community Knect.me to Provide Software Stack Solutions
- Sondrel creates unique modelling flow software to cut ASIC modelling time from months to a few days
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Bitech Technologies Reports Completion of Its FPGA design and the Launch of Its ASIC Initiatives for Bitcoin Mining
Latest News
- Kandou AI Selects Baya Systems to Power Its Attack on the AI Memory Wall
- Arteris Expands Partnership with Arm to Accelerate Semiconductor Cybersecurity
- OpenTitan Earl Grey 2 to support CHERI and PQC
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC