ASIC Design Time to Match FPGA, Says LSI Logic
By Richard Wilson -- Electronics Weekly, 2/10/2005
LSI Logic is bidding to match the short design cycles typically achieved with FPGAs with its low cost platform ASIC products, the company says.
Compared with the design cycle for full custom ASICs of a year or more, the company claims to turn a platform ASIC design around in under three months. "Ten weeks is the target, the same as with FPGAs, and we are about there," Wilf Corrigan, CEO of LSI Logic, told Electronics Weekly.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Real Time Logic Joins Andes Technology Corp.'s New Internet of Things Community Knect.me to Provide Software Stack Solutions
- Sondrel creates unique modelling flow software to cut ASIC modelling time from months to a few days
- Silex Insight announces record-breaking speed for their ChaCha20-Poly1305 solution - 800Gbps (ASIC) / 100Gbps (FPGA)
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer