Arteris IP FlexNoC Interconnect Implemented in Uhnder Digital Automotive Radar-on-Chip
Austin-based startup uses Arteris IP interconnect to optimize on-chip communications for automotive radar-on-chip (RoC) systems
CAMPBELL, Calif. – June 25, 2019 – Arteris IP, the world’s leading supplier of innovative, silicon-proven network-on-chip (NoC) interconnect intellectual property, today announced that Uhnder’s new automotive radar-on-chip (RoC) uses the Arteris FlexNoC IP as the on-chip interconnect.
Uhnder is a fast-moving startup developing highly integrated sensing, cognition and communication products for the automotive industry. The Uhnder RoC is unique because it integrates the radar analog front end, baseband, digital front end, digital back end, and processing all on a single CMOS die. Because it operates at 76-81 GHz and uses Digital Code Modulation (DCM) technology, the Uhnder RoC offers 4D High Contrast Resolution (HCR), delivering range and accuracy not possible with other solutions.
“Our choice of on-chip interconnect IP was very important to our success because of the unprecedented extent of on-chip integration and our huge bandwidth requirements,” said Manju Hegde, CEO and Cofounder of Uhnder. “The Arteris FlexNoC interconnect IP helped us to surpass our performance goals while avoiding routing congestion in our tightly integrated single-chip radar.”
“We are excited to have the opportunity to contribute to Uhnder’s success and provide a key technology that helps facilitate their disruptive automotive RoC,” said K. Charles Janac, President and CEO of Arteris. “Uhnder’s use of Arteris IP interconnect technology is proof of our products’ ability to meet and exceed the expectations of the world’s most innovative autonomous driving technology companies.”
About Uhnder
Founded to develop disruptive technologies for sensing, cognition and communication, Uhnder is delivering the industry’s first digital automotive radar using a combination of advanced CMOS and Digital Code Modulation (DCM) technology. Uhnder’s approach and technology promises to transform the automotive industry by changing the way radars work and significantly improving performance with the additional benefits of smaller size, lower power and lower cost. For more information, visit www.uhnder.com.
About Arteris IP
Arteris IP provides network-on-chip (NoC) interconnect IP to accelerate system-on-chip (SoC) semiconductor assembly for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Baidu, Mobileye, Samsung, Huawei / HiSilicon, Toshiba and NXP. Arteris IP products include the Ncore® cache coherent and FlexNoC® non-coherent interconnect IP, the CodaCache® standalone last level cache, and optional Resilience Package (ISO 26262 functional safety), FlexNoC AI Package, and PIANO® automated timing closure capabilities. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com .
Related Semiconductor IP
- Universal Chiplet Interconnect Express PHY IP - GLOBALFOUNDRIES® 22FDX®
- High-scalable, high-performance Interconnect fabric IP with cache coherence support
- Interconnect fabric IP with cache coherence support
- Universal Chiplet Interconnect Express(UCIe) VIP
- AXI Interconnect
Related News
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed in Neural Network Accelerator Chip Project Led by BMW Group
- Arteris FlexNoC Interconnect Licensed by Microchip Technology for Microcontroller Development
- Arteris FlexNoC Interconnect Licensed by Telechips for Use in Advanced Automotive Applications
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap