ARM reveals realtime roadmap: Now, with applications!
Michael Dunn
EDN (October 23, 2013)
ARM's current processor portfolio consists of three profiles: M (Microcontroller), R (Realtime), and A (Application). In fact, complex SoCs sometimes contain multiple ARM cores, possibly from the different profiles, sometimes from the same. But as processing power increases, price and performance benefits accrue to single-core systems. How can critical realtime processes be safely melded with applications running on the same microprocessor?
ARM's solution arrives in version 8 of their R(ealtime) architecture: A hypervisor implemented fully in hardware. This allows a rich OS like Linux or QNX (or both) to run under the hypervisor's hardware virtualization support, while realtime tasks and interrupts are deterministically serviced within microseconds. The realtime tasks might be running under an RTOS, or on bare metal.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- GigaDevice Semiconductor expands its Arm MCU product roadmap through Arm Total Access
- Analog Bits to Participate in a Customer Test Chip Tapeout on TSMC A14 and Present Papers with Cerebras, Arm and Socionext on Real-Time On-Chip Power Sensing and Delivery at 2026 TSMC Global OIP Ecosystem Events
- Artisan Components Furthers Library Roadmap with TSMC 0.13-Micron Agreement
- 1999 roadmap targets new 'performance SoC' category
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools