ARM exec gives hints for IP business model optimization
Anne-Francoise Pele, EETimes
(12/01/2009 6:24 PM EST)
GRENOBLE — In a keynote at the IP-ESC 2009 Conference this week in Grenoble, France, Eric Schorn, vice president of marketing, processor division ARM Ltd, compiled a How-To list of basic steps to optimize IP business models and better deliver value to the customer.
The semiconductor IP industry, Schorn noted, has grown to over $1 billion in annual revenue with the Design and Reuse website listing over 6,500 IP components available from more than 400 suppliers. However, there is only a single vendor with double-digit market share which suggests a very young and dynamic long-tail of companies racing towards future leadership market positions.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Cadence to Acquire Arm Artisan Foundation IP Business
- Cadence Completes Acquisition of Arm Artisan Foundation IP Business
- Sequans Expands Business Model with Technology IP Licensing and Engineering Services
- Carbon Design Systems Adds Co-Simulation Model Library to Expanding System-Level Validation Tool Suite
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers