ARM's Greg Yeric on memory, logic and making it
September 19, 2018 // By Peter Clarke, eeNews
eeNews Europe took the chance to sit down with ARM Fellow Greg Yeric at this year's ARM Research Summit in Cambridge. We started by asking Yeric what was ARM's position on the plethora of emerging non-volatile memories.
ARM is paying attention to this because of the potential to be highly disruptive in the logic space and therefore at the platform (hardware-software) level, Yeric said. "There's resistive RAMs of various types and magnetic RAM and TSMC has recently made an embedded ReRAM so there's a lot going on. ARM has its own DARPA-funded research into correlated electron RAM (CeRAM)."
Yeric explained that at 28nm flash memory cannot really scale any more – hence the move to 3D stacking for stand-alone flash memories. "Flash is power hungry and very slow."
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Integrated Silicon Systems expands board : Pete Magowan, Greg Reyes join ASVC leader
- Interview: John Bourgoin, chairman and CEO of MIPS Technologies
- Interview: Chet Silvestri, CEO of ParthusCeva (by Matthew Clark, ElectricNews.Net)
- The CEO Interview: Eli Ayalon of DSP Group Inc.
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer