ARM Code to Run on MIPS-based Processors
ARM Code to Run on MIPS-based Processors
By David Larner, Embedded Systems
October 15, 2001 (9:29 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011015S0010
Transitive Technologies, a developer of CPU morphing software, and Alchemy Semiconductor, an Austin-based fabless semiconductor company has announced they are working together to enable application software written for ARM-based platforms to run on the Alchemy's family of high performance, low power MIPS microprocessors and evaluation platforms. Transitive's Dynamite A/M is providing Alchemy with a "Synthetic ARM" CPU software engine that enables their family of products to translate ARM binary code to MIPS binary code. It will scale Alchemy's current family of products, which include the 400 MHz, 1/2 watt Au1000 and the PCI enabled Au1500. This technology utilises a CPU configurable software platform that allows code written for a subject instruction set architecture (ISA) to transparently run a target ISA at native speeds or better. The current implementation of Dynamite A/M runs on a Linux operating system. The company plans to develop future versions of Dynamite A/M next year, supporting WinCE as well as other relevant operating systems. Transitive is demonstrating its ARM to MIPS platform, called Dynamite A/M, on Alchemy's reference design at the Microprocessor Forum in San Jose this week, October 15-17.
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- Transitive Technologies and Alchemy Semiconductor Collaborate to Enable ARM Binary Code to Run on Alchemy's MIPS-based Processors
- Wave Computing's MIPS Processors Power 80% of Today's ADAS-Enabled Automobiles
- MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors
- CAST 80251 Processor IP Core Runs Legacy and New Code Up to 24x Faster
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles