Big.little test results show promise, ARM reports
Rick Merritt, EETimes
11/5/2012 2:07 AM EST
SANTA CLARA, Calif. – ARM reported a test chip using its A15 and A7 cores saved 50 percent on power consumption without sacrificing performance. It also revealed a road map for enabling software for the so-called big.little initiative which pairs a large and small core.
The technology looks promising enough that even some chip makers outside the ARM ecosystem—such as Intel—might consider adopting it, said one analyst. Samsung is expected to sample the first big.little SoC, perhaps before the end of the year. Several chip makers have similar SoCs in development, said ARM.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Weebit Nano to present test results of ReRAM performance on GlobalFoundries 22FDX® wafers at FMS 2024
- Arm Achieves Record Q2 Results
- Arm Holdings plc Reports Results for the Third Quarter of the Fiscal Year Ended 2025
- Arm delivers record-breaking quarter and full-year results
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools