Arithmatica IP selected by Xilinx for Virtex-4 XtremeDSP(TM) Slice
Xilinx’s SX55 Sets New DSP Performance Threshold with CellMath IP
MENLO PARK, Calif. – Mar. 15 , 2005 – Arithmatica, Inc., the silicon math company, today announced that Xilinx, Inc. has deployed Arithmatica’s CellMath™ IP in its Virtex-4 SX55 FPGA – the world's fastest and lowest-power FPGA for digital signal processing (DSP) applications. The SX55 device delivers 256 billion multiply-and-accumulate per second (MAC/s) processing performance, nearly three times more than any other FPGA. The SX55, with 512 XtremeDSP™ Slices, is the highest-performance member of the SX family. All of the available Virtex-4™ FPGA family members include some number of XtremeDSP Slices and each has benefited from the joint design collaboration effort between Xilinx and Arithmatica.
According to Brent Przybus, Sr. Manager of product marketing for the Advanced Products Group at Xilinx, “The power and versatility of CellMath IP made it an ideal choice for Virtex-4 signal processing solutions. Many of our customers are trying to solve very complex signal processing challenges such as those associated with base stations and software defined radio (SDR) and these require the highest performance at the lowest per function power consumption.”
With up to 512 XtremeDSP Slices operating at 500MHz, designers now can implement hundreds of IF-to-baseband down-conversion channels, 128X chip-rate processing for 3G spread spectrum systems, and high-definition H.264 and MPEG-4 encode/decode algorithms, while using just 10 percent of the power consumption of previous FPGA DSP implementations.
Dave Burow, Chairman of the Board at Arithmatica said, “With Virtex-4, Xilinx allows designers to meet the demanding performance requirements of next-generation communications and media processing systems while retaining all of the development cost, flexibility and time to market advantages of FPGA, We’re pleased that Xilinx chose Arithmatica as a technology and development partner.”
About Arithmatica
Arithmatica is the first company focused solely on using advances in silicon math to increase speed and/or lower costs for math-intensive ICs, such as 3D graphics accelerators, high-speed communications channels, and processors. Its unique IP provides significant improvement to licensees’ arithmetic IC circuits. Arithmatica is headquartered in Menlo Park, Calif., with a research and development center near Oxford, UK. For further information, please visit: www.arithmatica.com.
# # # #
Note to Editors: Arithmatica, the Arithmatica logo and CellMath are trademarks of Arithmatica, Inc. All other trademarks and registered trademarks belong to their respective companies.
MENLO PARK, Calif. – Mar. 15 , 2005 – Arithmatica, Inc., the silicon math company, today announced that Xilinx, Inc. has deployed Arithmatica’s CellMath™ IP in its Virtex-4 SX55 FPGA – the world's fastest and lowest-power FPGA for digital signal processing (DSP) applications. The SX55 device delivers 256 billion multiply-and-accumulate per second (MAC/s) processing performance, nearly three times more than any other FPGA. The SX55, with 512 XtremeDSP™ Slices, is the highest-performance member of the SX family. All of the available Virtex-4™ FPGA family members include some number of XtremeDSP Slices and each has benefited from the joint design collaboration effort between Xilinx and Arithmatica.
According to Brent Przybus, Sr. Manager of product marketing for the Advanced Products Group at Xilinx, “The power and versatility of CellMath IP made it an ideal choice for Virtex-4 signal processing solutions. Many of our customers are trying to solve very complex signal processing challenges such as those associated with base stations and software defined radio (SDR) and these require the highest performance at the lowest per function power consumption.”
With up to 512 XtremeDSP Slices operating at 500MHz, designers now can implement hundreds of IF-to-baseband down-conversion channels, 128X chip-rate processing for 3G spread spectrum systems, and high-definition H.264 and MPEG-4 encode/decode algorithms, while using just 10 percent of the power consumption of previous FPGA DSP implementations.
Dave Burow, Chairman of the Board at Arithmatica said, “With Virtex-4, Xilinx allows designers to meet the demanding performance requirements of next-generation communications and media processing systems while retaining all of the development cost, flexibility and time to market advantages of FPGA, We’re pleased that Xilinx chose Arithmatica as a technology and development partner.”
About Arithmatica
Arithmatica is the first company focused solely on using advances in silicon math to increase speed and/or lower costs for math-intensive ICs, such as 3D graphics accelerators, high-speed communications channels, and processors. Its unique IP provides significant improvement to licensees’ arithmetic IC circuits. Arithmatica is headquartered in Menlo Park, Calif., with a research and development center near Oxford, UK. For further information, please visit: www.arithmatica.com.
# # # #
Note to Editors: Arithmatica, the Arithmatica logo and CellMath are trademarks of Arithmatica, Inc. All other trademarks and registered trademarks belong to their respective companies.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Frontier Design introduces 6,250 channel ADPCM IP core for ASICs and 512 channel ADPC core for Virtex FPGAS
- Xilinx and Xentec announce Internet data encryption solutions for Virtex Series and Spartan-II FPGAs
- Altera rolls PCI-X core; Xilinx adds to Virtex line
- Xilinx Releases 16 new parameterizable cores on IP Center for Virtex Series
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer