Inside Architect Labs’ Two-Week Chip Design
By Alan Patterson, EE Times | September 11, 2026

Architect Labs is building a platform that lets “anybody” design a custom chip, co-founder Ebrahim Hussain told EE Times in an exclusive interview. Supporting that claim, the startup company has built its prototype Redwood chip on an FPGA in record time.
“Redwood is the first demonstration that is saying this flow works,” Hussain said. “We can actually take something from idea to at least a proof-of-concept. I don’t think you can get any quicker than two weeks.”
That speed includes success on the first batch of test chips from a foundry, known as “A0” silicon. Architect Labs has been using TSMC’s wafer shuttle service that allows multiple chip designs to share a single mask set and production run.
“It’s getting very difficult to build complex A0 silicon on the first shot,” Hussain noted. “We want to help chip companies make it faster but [also] make their development higher quality. The end goal is that A0 goes into full production for our partners.”
To read the full article, click here
Related Semiconductor IP
- RDMA IP
- PCIe Controller
- USB Controller
- MTP (Multi-Time Programmable) IP
- OTP (One-Time Programmable) IP
Related News
- Semiconductor and Embedded Systems Architecture Labs (SEAL) makes new technology available to everyone for learning and innovation
- Nano Labs Launches FPU3.0 ASIC Design Architecture with 3D DRAM Stacking for AI and Blockchain Innovation
- OXMIQ Raises $35 Million to Scale OxCore™ Architecture
- Distinguished microprocessor architect, Keith Diefendorff, joins ARC Cores in research role
Latest News
- Inside Architect Labs’ Two-Week Chip Design
- Top 10 Global Fabless IC Design Houses Post 73% YoY Revenue Growth in 2Q26; AMD Breaks into Top Three
- Arasan furthers MIPI I3C® compliance with its participation at the I3C® interop in Taipei
- TSMC August 2026 Revenue Report
- Qualitas Semiconductor Signs MIPI IP Integrated Solution Licensing Agreement with CoAsia SEMI