Apple completes its ARM lineup with 5nm, 134billion transistor M2 Ultra
By Nick Flaherty, eeNews Europe (June 5, 2023)
As previously suggested, the M2 Ultra uses Apple’s UltraFusion interconnect and silicon interposer to combine two of the M2 Max die with a unified memory architecture. This has 10,000 signals, providing over 2.5TB/s of low-latency interprocessor bandwidth to support up to 192GB of memory capacity, 50 percent more than M1 Ultra, with 800GB/s of memory bandwidth, twice that of M2 Max.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- NEC Licenses ARM946E-S Microprocessor Core to Expand Advanced System LSI Line-up
- Altera Reveals Plans for 2004 Product Lineup
- Transmeta Announces That NEC Electronics' M2 Mobile Phone Chip Incorporates LongRun2 Technologies
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools