Apple completes its ARM lineup with 5nm, 134billion transistor M2 Ultra
By Nick Flaherty, eeNews Europe (June 5, 2023)
As previously suggested, the M2 Ultra uses Apple’s UltraFusion interconnect and silicon interposer to combine two of the M2 Max die with a unified memory architecture. This has 10,000 signals, providing over 2.5TB/s of low-latency interprocessor bandwidth to support up to 192GB of memory capacity, 50 percent more than M1 Ultra, with 800GB/s of memory bandwidth, twice that of M2 Max.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- NEC Licenses ARM946E-S Microprocessor Core to Expand Advanced System LSI Line-up
- Altera Reveals Plans for 2004 Product Lineup
- Transmeta Announces That NEC Electronics' M2 Mobile Phone Chip Incorporates LongRun2 Technologies
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer