Apple completes its ARM lineup with 5nm, 134billion transistor M2 Ultra
By Nick Flaherty, eeNews Europe (June 5, 2023)
As previously suggested, the M2 Ultra uses Apple’s UltraFusion interconnect and silicon interposer to combine two of the M2 Max die with a unified memory architecture. This has 10,000 signals, providing over 2.5TB/s of low-latency interprocessor bandwidth to support up to 192GB of memory capacity, 50 percent more than M1 Ultra, with 800GB/s of memory bandwidth, twice that of M2 Max.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- NEC Licenses ARM946E-S Microprocessor Core to Expand Advanced System LSI Line-up
- Altera Reveals Plans for 2004 Product Lineup
- Transmeta Announces That NEC Electronics' M2 Mobile Phone Chip Incorporates LongRun2 Technologies
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026