Analog Drives Processor Architecture
Nick Flaherty, Embedded Editor, EE Times Europe
10/3/2013 11:36 AM EDT
The recent port of a number of mixed signal interface IP blocks to 20nm by Synopsys Inc raises some fascinating questions on the microprocessor ecosystem. In days gone by, analog was well behind the curve. Now, USB, DDR, PCI Express, and MIPI PHY interfaces are available at what is pretty much the leading edge.
The Synopsys' EM family provides highly configurable cores where instructions can be added to accelerate specific applications -- ideal as the controller for memory or an interface that doesn't have to worry about running an operating system. This makes them well suited to the interfaces that have been ported to TSMC's 20SoC process.
To read the full article, click here
Related Semiconductor IP
- USB TYPE-C Verification IP
- USB PD Verification IP
- USB 4.0 Verification IP
- USB 3.0/3.1/3.2/SSIC Verification IP
- USB 1.0/1.1/2.0 Verification IP
Related News
- The Future of Mobility: Fraunhofer IPMS drives the Revolution in Vehicle Architecture
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools