Altera Reduces Design Complexity in High-Performance 40GbE/100GbE Designs with Latest IP Core Offering
40GbE/100GbE IP Provides a Complete Solution for Customers Integrating Ethernet Into FPGA-Based Systems
San Jose, Calif., July 10, 2012âAltera Corporation (NASDAQ: ALTR) today announced the production availability of its 40-Gbps Ethernet (40GbE) and 100-Gbps Ethernet (100GbE) intellectual property (IP) cores. These cores are effective for building systems requiring very high throughput-rate standard Ethernet connections, including chip-to-optical module, chip-to-chip, and backplane applications. The media access control (MAC) and physical coding sublayer plus physical media attachment (PCS+PMA) sublayer IP cores are IEEE 802.3baâ¢-2010 standard compliant, reducing design complexity for customers integrating 40GbE and 100GbE connections on Alteraâs 28-nm Stratix® V FPGAs and 40-nm Stratix IV FPGAs.
âAs more system designs use Ethernet at high speedsânot only for local-area network attachment but to interconnect within systemsâsubsystem IP, including 40GbE/100GbE MAC and PCS+PMA layers, becomes a vital component in the system design teamâs toolkit,â said Vince Hu, vice president of corporate and product marketing. âThese cores, optimized for integration with Altera development kits and Alteraâs Quartus® II software v12.0, create high-performance, low-cost, subsystem IP in Stratix IV and Stratix V FPGAs.â
With this development, Altera is enabling the system-level throughput promise of 40GbE/100GbE and raising the level of design abstraction for FPGA designers, while boosting design team productivity. The 40GbE and 100GbE MAC and PHY IP cores provide an interface composed of a single packet-based channel that is logically compatible with previous-generation Ethernet systems. The cores are supported in Alteraâs Stratix V GT and GX FPGAs with transceivers operating at data rates up to 28.05 Gbps and 14.1 Gbps, respectively, and Stratix IV GT FPGAs with transceivers operating at data rates up to 11.3 Gbps. Stratix FPGAs combine high density, high performance and a rich feature set, allowing customers to integrate more functions and maximize system bandwidth.
Pricing and Availability
Altera's 40GbE and 100GbE IP cores are available for separate download from Altera.com and are compatible with the recently announced Quartus II software v12.0. For more information on Alteraâs 40GbE and 100GbE IP cores, please visit www.altera.com/40-100GbE.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Algo-Logic Systems Launches Industry-First 40Gbps TCP Endpoint on Altera Stratix V for Datacenter Acceleration
- Altera FPGAs Enable Big Data Storage Security with Advanced Encryption Standard Rates of an Unprecedented 100-Gbps, Full Duplex
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer