Alphawave IP aims for 100 engineers in UK design center
By Peter Clarke, eeNews Analog (April 22, 2021)
Senior executives at serdes IP licensor Alphawave IP Group plc have indicated they want to employ 100 engineers at a UK design center in Cambridge within a few years.
Alphawave IP is looking open up in Cambridge as part of a process of relocating the company headquarters from Toronto, Canada, to London and staging an initial public offering of shares that could see the company valued at US$4.5 billion (see Alphawave IP plans London IPO, Cambridge design centre).
"When we hire we don't hire in ones and twos," said Tony Pialis the co-founder and CEO of the company, in an interview with eeNews Europe. "We hire a team. For us a team is 20 to 30 people. In the medium-term I would expect to have multiple teams operating out of Cambridge," Pialis said.
Although Alphawave is looking to expand strongly in Cambridge it will continue with design groups it currently operates in Toronto, Mexico and India, the company's executive chairman John Lofton Holt, said.
To read the full article, click here
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- Codasip Opens UK Design Center led by Simon Bewick
- Veriest expands to Physical Design and opens UK design center
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
- Alphawave Semi Showcases 3nm Connectivity Solutions and Chiplet-Enabled Platforms for High Performance Data Center Applications
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices