AI Drives PCIe Aspirations
By Gary Hilson, EETimes (September 29, 2025)
As PCIe 8.0 aims to double the data rate yet again with its 2028 release, the PCI-SIG may also need to reconsider whether backwards compatibility as far back as 1.0 is feasible.
The aim for the next iteration of PCIe is to achieve a raw bit rate of 256.0 GT/s and up to 1 TB/s, delivered bi-directionally via an x16 configuration.
PCIe 7.0, released earlier this year, targets data-driven applications such as artificial intelligence (AI) /machine learning, 800G Ethernet, cloud computing, and quantum computing. Key features included a 128.0 GT/s raw bit rate and up to 512 GB/s bi-directionally via x16 configuration, utilizing Pulse Amplitude Modulation with four levels (PAM4) and Flit-Based encoding, as well as improved power efficiency.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen 6 Subsystem
- PCIe Controller IP
- Verification IP for PCIe
- PCIe Gen 7 Verification IP
Related News
- AI Drives PCie 6 Interoperability Testing
- AI Compute Demand Drives 44% YoY Growth for Top 10 Global Fabless IC Firms in 2025
- OpenVera Momentum Drives Industry Adoption of a Complete Solution Around A Non-Proprietary Hardware Verification Language
- Virage Logic Drives Down Overall SOC Costs, While Targeting Higher Yielding Designs
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026