AI Drives PCie 6 Interoperability Testing
The PCIe protocol is getting more complex as it matures, and with 6.0 still in the early days of adoption, interoperability is paramount for advanced AI data centers looking to deployment.
Broadcom Inc. recently introduced its end-to-end PCIe 6.0 portfolio, including its Interop Development Platform (IDP), which simplifies interoperability and system design with its advanced telemetry and diagnostics capabilities. The company has also collaborated with Micron Technology and Teledyne LeCroy to test its high-port switch and retimer for interoperability.
In a briefing with EE Times, Sreeni Bagalkote, product line manager for Broadcom’s data center solutions group, said PCIe 6.0 adoption is being driven largely by AI workloads, and it is the most difficult iteration yet to implement due to the adoption of Pulse Amplitude Modulation 4–level (PAM4) signaling. “You can’t use the standard packets anymore,” Bagalkote said.
Rather, PCie 6.0 uses fixed length packets, which also means standard error correction no longer works, Bagalkote added. “You have something called forward error correction that’s borrowed from [the] Ethernet world. It’s hugely complicated.”
To read the full article, click here
Related Semiconductor IP
- PCIe 6.1 Controller with AXI
- PCIe 6.0 (Gen6) Premium Controller with AMBA bridge and LTI & MSI Interfaces
- PCIe Controller IP
- PCIe Gen 6 Verification IP
- PCIe 6.0 PHY, TSMC N4P x4, North/South (vertical) poly orientation
Related News
- Arasan Chip Systems Completes UNH Interoperability Testing for 10/100 Ethernet Solutions Suite
- Arasan Chip Systems Completes UNH Gigabit Ethernet Interoperability Testing
- Altera's RapidIO IP Core Passes RIOLAB Device Interoperability Testing
- Synopsys Reduces IP Integration Risk With Extensive SATA-IO Interoperability Testing
Latest News
- GUC Monthly Sales Report – September 2026
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors
- JEDEC® Publishes First Industry-Wide Silicon Photonics Reliability Standard for AI, Datacenter and Telecom Infrastructure
- Orthogone Technologies Launches Ultra-Low-Latency FPGA IP Portfolio for Multi-Industry Deterministic Networking
- TIER IV joins Arm Total Design for Physical AI to accelerate ready-to-use Autoware solutions through Open AD Kit