Agilent, Cadence pool technologies for RF/mixed-signal IC development
Agilent, Cadence pool technologies for RF/mixed-signal IC development
By Semiconductor Business News
February 14, 2002 (10:35 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020214S0013
PALO ALTO, Calif.-- Agilent Technologies Inc. and Cadence Design Systems Inc. today announced a "far-reaching" alliance to combine their technologies to accelerate development and testing of next-generation ICs for wireless and wireline communications systems. In the first phase of the partnership, Agilent and Cadence said they will jointly develop a "more integrated design flow" for large-scale RF/mixed-signal integrated circuits used in wireless appliances and high-speed networking equipment. The aim is to dramatically reduce the time it takes to develop complex radio-frequency and mixed-signal ICs. The two companies said they have initiated co-development of an integrated design flow involving the Cadence Analog Design Environment and Agilent's Advanced Design System (ADS) software to improve interactivity. The Cadence Analog Design Environment is a front-to-back analog design solution for full-custom analog and RF chip design. Agilent's ADS is electronic design software for communications product design. The first jointly-developed design solutions are expected to become available in the second half of 2002. In the future, Palo Alto-based Agilent and Cadence in San Jose said they plan to expand their efforts to incorporate additional electronic design, verification, and test technologies from both companies. The result, they predicted, will be a complete systems-to-IC design implementation solution. "This is the beginning of an alliance with Agilent," stated Ray Bingham, president and CEO of Cadence in San Jose. He added that, "By pooling the expertise and resources of two industry leaders, we can deliver even greater value to our mutual customers."
Related Semiconductor IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
- LZ4-compatible hardware compressor and decompressor IP
- Ultra-low jitter, high SFDR LC-based PLL-12.5GHz
Related News
- Siemens' state-of-the-art Symphony Pro platform expands mixed signal IC verification capabilities
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Thalia enhances AMALIA Platform with new AI models to revolutionize analog, RF and mixed-signal IC design migration
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies