Agentic AI, Multi‑Physics, and Standards Will Redefine Chips Design
In this roundup from DAC 2026 in Long Beach, California, we examine some of the underlying themes behind the agentic AI trend that is sweeping the industry.
By Nitin Dahad, EE Times | August 11, 2026
If DAC 2025 was about agentic AI arriving in electronic design, DAC 2026 was about making it work in the reality of silicon‑to‑systems engineering. Across the show floor and executive interviews, three themes dominated: agentic AI as the new automation layer, multi‑physics as the defining bottleneck, and standards as the glue that will make it all interoperable at scale.
It was also a year in which EDA veterans started talking seriously about unconventional compute and quantum computing as part of the longer‑term path to keep engineering progress from stalling under its own power and complexity demands.
To read the full article, click here
Related Semiconductor IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
Related News
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
- Synopsys Advances Agentic AI Chip Design with AMD and Microsoft
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
Latest News
- Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture
- New MIPI Alliance Kinematics Working Group to Standardize Streaming Format for Radar and Lidar Sensor Data
- Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
- SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
- Ceva Appoints Semiconductor Industry Veteran Ziv Hammer as Executive Vice President to Lead Connectivity & Sensing