8 FD-SOI Questions You're Afraid to Ask
Junko Yoshida, Chief International Correspondent
EETimes (6/30/2015 07:22 AM EDT)
Paul Boudre, CEO of Soitec, told us last week in Grenoble, "Evidence [for FD-SOI's advantages] is there. But some choose not to see it."
PARIS — As a reporter, I’ve never covered a technology that generates more geographically-divided perceptions, innuendo and controversy among semiconductor engineers than FD-SOI.
You’d think that if the choice is a matter of science, engineers would simply pick the one that works better.
However, as with anything in engineering life, choice always involves trade-offs among power, performance, cost, technology readiness, and market-timing.
Perhaps more important, if you’re opting for a less-traveled road (not following your competitors), your decision will involve greater risks. It will impact your company’s future and your own career.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Google’s High-Speed Interconnect Architecture to Push 800G+ Optical Transceiver Share Past 60% by 2026, Says TrendForce
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Ask brings infringement of IP case against Scipher subsidiary
- Cost questions cloud Rambus' 3.2-GHz signaling technology
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer