8 FD-SOI Questions You're Afraid to Ask
Junko Yoshida, Chief International Correspondent
EETimes (6/30/2015 07:22 AM EDT)
Paul Boudre, CEO of Soitec, told us last week in Grenoble, "Evidence [for FD-SOI's advantages] is there. But some choose not to see it."
PARIS — As a reporter, I’ve never covered a technology that generates more geographically-divided perceptions, innuendo and controversy among semiconductor engineers than FD-SOI.
You’d think that if the choice is a matter of science, engineers would simply pick the one that works better.
However, as with anything in engineering life, choice always involves trade-offs among power, performance, cost, technology readiness, and market-timing.
Perhaps more important, if you’re opting for a less-traveled road (not following your competitors), your decision will involve greater risks. It will impact your company’s future and your own career.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Ask brings infringement of IP case against Scipher subsidiary
- Cost questions cloud Rambus' 3.2-GHz signaling technology
- CMX announces CMX-MicroNet Networking stack for 8- and 16-Bit Processors
- Sand Video Enters Video Compression Market with Next Gen H.264 Codec Technology, Proven Management Team and $8 Million
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B