3D ICs without TSVs?
Ron Wilson, EETimes
8/30/2011 8:46 PM EDT
Two assumptions have become accepted truths in SoC planning: first, that the way forward involves 3DICs; and second, that 3DICs require through-silicon vias (TSVs.) One result has been a tremendous focus on the challenges of TSVs, and a growing realization of just how formidable those problems really will be in production. But what if the first assumption is true and the second one is false? One of the hottest water-cooler topics at Semicon West this year was a PowerPoint pitch from a new venture called MonolithIC 3D. In it, the company argued exactly this point.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- GLOBALFOUNDRIES Demonstrates 3D TSV Capabilities on 20nm Technology
- GUC Announces 2.5D and 3D Multi-Die APT Platform for AI, HPC, Networking ASICs
- Siemens automates 2.5D and 3D IC design-for-test with new Tessent Multi die solution
- The Importance of 3D IC Ecosystem Collaboration
Latest News
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices
- GUC Monthly Sales Report – June 2026
- Ceva Wins Landmark AI Licensing Deal with Major U.S. Software and AI Platform Company
- UMC Reports Sales for June 2026
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications