3-D integration takes spotlight at ISPD
R Colin Johnson, EETimes
3/26/2013 11:57 AM EDT
LAKE TAHOE, Nev.—Three-dimensional integration was the focus on the kickoff day for the annual International Symposium on Physical Systems (ISPD), where semiconductor designers worldwide show-off their next-generation aspirations for the physical design of future chips.
Keynoting the 3-D track was veteran chip architect Liam Madden, vice president of FPGA development at Xilinx Inc. (San Jose, Calif.) who claimed that chip designers can have their 3-D cake and eat it, too.
To read the full article, click here
Related Semiconductor IP
- Xilinx Virtual Cable
- 25 Gb/s AES-ECB 128/192/256 Crypto Cores
- Xilinx HMC Controller
- Xilinx MicroBlaze Trace Core (XMTC)
- Xilinx Ultra Scale Plus SATA HOST IP
Related News
- Synopsys 3DIC Compiler Qualified for Samsung Foundry's Multi-Die Integration Flow, Accelerating 2.5D and 3D Designs
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
- Xilinx Ships World's First Heterogeneous 3D FPGA
- SENSIO 3D Decoder integrated in Christie SKA-3D processor
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools