3-D ICs stack up design challenges
Ron Wilson, EETimes
4/20/2011 11:24 AM EDT
In an address to the GlobalPress Forum in Santa Cruz on March 29, Mentor Graphics Chairman and CEO Walden Rhines (See picture) outlined the likely evolutionary stages of 3-D IC development, from today's relatively simple stacked dice to a distant future of design in a homogeneous 3-D space. Along that path Rhines identified several points of interest.
To start at the beginning, the first patent on through-silicon via (TSV) technology, Rhines said, was granted to transistor pioneer William Shockley in 1958. From there, the idea of moving signals from the top to the bottom surface of a die by drilling a hole straight through languished until recently, when TSVs became the most popular candidate for moving signals between layers of a 3-D IC.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- GLOBALFOUNDRIES and Arm Demonstrate High-Density 3D Stack Test Chip for High Performance Compute Applications
- New Cadence Clarity 3D Transient Solver Delivers Up to 10X Faster System-Level EMI Simulation
- Latest Release of Lattice sensAI Solutions Stack Delivers up to 6X Performance Boost on Award-Winning CrossLink-NX FPGAs
- Standards group VSIA focuses on adoption challenges
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder