Plurality Ltd. Announces the World's First Scalable 256 Multicore Processor for Wireless Infrastructure
SAN JOSE, Calif. and NETANYA, Israel, April 27, 2010 -- Plurality Ltd. announced today at the Embedded Systems Conference in San Jose, California, the world's first scalable 256 multicore processor for wireless infrastructure, the HyperCore™ family of low power, small footprint, ManyCore processor IP for wireless markets. HyperCore represents a new category of acceleration co-processor based on a revolutionary architecture that simplifies code compilation and a unique hardware based synchronizer-scheduler, which delivers performance that scales linearly with the number of cores. In addition, its efficiency offers power consumption that rivals hard-wired ASICs.
Plurality offers its HyperCore™ acceleration processor IP to system-on-chip (SoC) developers and original equipment manufacturers (OEMs) as a general purposes accelerator for wireless, networking and high-performance (Cloud) computing applications. The HyperCore processor IP acts as a performance extension to the industry's most popular processor architectures (x86, PowerPC, MIPS and ARM), enabling improved SoC performance without greater power consumption or die area.
"The market's most powerful multi-core shared-memory processing engine for wireless infrastructure"
The combination of optimized high-performance multicores provides designers with the ability to make the best possible tradeoffs between size, power, and programmability to meet the challenging needs of next generation multiband, multimode radios. The solution is reconfigurable and provides a platform for applications ranging from 4G macro base-stations to cost-optimized femtocells, thus offering the benefits of single scalable hardware platform design and extensive software code reuse. With a HyperCore-based design, a base-station OEM can achieve a unified platform strategy both vertically across wireless standards such as LTE, HSPA, or 3G, as well as horizontally across wireless devices ranging from macro base-stations to femtocells. In addition, Plurality's development environment and task-oriented programming model, together with a growing ecosystem of system and software partners, enables rapid product development.
"The wireless world is transitioning toward fourth-generation systems such as LTE, which requires high processing requirements as well as flexibility and upgradeability due to rapidly changing standards and evolving consumer needs," stated Igor Pe'er, CEO of Plurality. "Our fully programmable HyperCore processor technology speeds time-to-market and enables our customers to build high quality solutions for the LTE release 8 standard with a clear, low-cost, upgrade path for releases 9 and 10."
Embedded Systems Conference / Multicore Expo 2010 - Chip Ex Israel 2010
Plurality will be exhibiting at the Embedded Systems Conference / Multicore Expo at the San Jose McEnery Convention Center April 26 – 29, booth #2413, as well as at ChipEx Israel 2010 in Airport City on May 4th. Attendees will be able to view the HyperCore demonstration.
About Plurality
Plurality develops advanced silicon intellectual property, chips and acceleration boards for ManyCore processing. Plurality's IP is based on a unique, scalable, easily programmable ManyCore architecture that is positioned as a general-purpose accelerator. The processor delivers the highest performance per watt per square millimeter at the lowest cost of any currently available chip-level, shared-memory machine. The privately-funded company is headquartered in Netanya, Israel. HyperCore is a trademark of Plurality Ltd. For further information, please email the company at info@plurality.com or visit www.plurality.com.
Related Semiconductor IP
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
Related News
- Andes Announces General Availability of the New AndesCore™ RISC-V Multicore Vector Processor AX45MPV
- Andes Announces General Availability of the New RISC-V Out-Of-Order Superscalar Multicore Processor, the AndesCore™ AX65
- Lattice Expands its Revolutionary ispXPLD Device Family with 1,024 and 256 Macrocell Members
- Adapteva Scalable IP to Transform Multicore Computing Landscape
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices