Toshiba launches 24nm process NAND flash memory
Starts mass production of world's highest capacity single chip 64 gigabit memory
TOKYO -- September 1, 2010 -- Toshiba Corporation (TOKYO: 6502), reinforcing its leadership in the development and fabrication of cutting-edge, high density NAND flash memories, has announced that it today started mass production of NAND flash memories fabricated with 24nm process technology. This latest technology advance has already been applied to 2bit-per-cell 64-gigabit (Gb) chips that are the world's smallest and offer the highest density on a single chip (8 gigabytes (GB)) , and which are available from today. Toshiba will also add 32Gb and 3bit per cell products fabricated with the 24nm process technology to its product line-up.
Toshiba leads the industry in fabricating high density, small die size NAND flash memory chips. Application of the 24nm generation process technology will further shrink chip size, allowing Toshiba to boost productivity and bring further enhancements to high density, small sized products. The 24nm process products are also equipped with Toggle DDR, which enhances data transfer speed.
As more mobile equipment, such as smartphones, digital video cameras and tablet PCs, provide support for recording high resolution pictures and video and editing and processing large volumes of data, demand is growing for smaller, higher density, memory products. By accelerating process migration in NAND flash memory, Toshiba aims to reinforce and extend its leadership in the NAND flash memory market.
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- New 3D Flash Memory Technology from Kioxia and Sandisk Achieves Industry’s Highest Bit Density for QLC NAND
- January DRAM, NAND Flash Sales Point to Promising Year
- Arasan Chip Systems Announces Availability of ONFI 3.2 NAND Flash Controller IP & PHY Solution
- eASIC Joins Open NAND Flash Interface (ONFI) Working Group
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder