10nm Chips Promise Lower Costs
Handel Jones, International Business Strategies Inc.
6/15/2015 07:00 AM EDT
In March 2012, International Business Strategies (IBS) projected that gate costs at 20nm and 16/14nm would be higher than previous generations of technology. The analysis of the gate cost for 10nm now exhibits a different pattern, shown in the figure below.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- LogicVision calls on 'ET' 4.0 to lower test costs for SoCs
- LogicVision announces new generation embedded test solutions -- LV4 enbling rapid delivery of quality SoCs at lower costs
- Commentary: More chip makers going 'fabless' to lower costs
- Altera's New Cyclone II FPGAs Offer 30 Percent Lower Costs Than Previous Generation
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer