10nm Chips Promise Lower Costs
Handel Jones, International Business Strategies Inc.
6/15/2015 07:00 AM EDT
In March 2012, International Business Strategies (IBS) projected that gate costs at 20nm and 16/14nm would be higher than previous generations of technology. The analysis of the gate cost for 10nm now exhibits a different pattern, shown in the figure below.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- LogicVision calls on 'ET' 4.0 to lower test costs for SoCs
- LogicVision announces new generation embedded test solutions -- LV4 enbling rapid delivery of quality SoCs at lower costs
- Commentary: More chip makers going 'fabless' to lower costs
- Altera's New Cyclone II FPGAs Offer 30 Percent Lower Costs Than Previous Generation
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B