Is the Buzz around Xilinx's 2.5D FPGA Justified?
December 5, 2011
The Xilinx 2.5D FPGA has met with widespread acclaim since its launch in October 2010. EETimes called it "the world's highest capacity FPGA". Two of my favorite bloggers, Steve Leibson and Francoise von Trapp, had positive things to say about it too. Steve dubbed it "generation-jumping" and Francoise said "it has got the 3D IC market segment abuzz". Since I specialize in this field, people frequently ask me about pros and cons of 2.5D FPGAs, and want to know if the press attention is justified. Thought I should write a blog-post on the subject today.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- Altera and Xilinx Eyeing 28nm FPGA Dominance
- Xilinx Beats Altera to the First FinFET FPGA!
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing