Why programmable analog is like a themed box of Lego
The field programmable analog array (FPAA) when it was first offered to the market about 15 years ago did not seem to capture the imagination the way the field-programmable gate array (FPGA) had done before it.
That said, Anadigm Inc. (Mesa, Arizona), has stuck to its FPAA guns. So what is it that has enabled Silego Inc. (Santa Clara, Calif.) to ship more than 1 billion units of its configurable mixed-signal ICs (CMICs) in the last two years. The answer would seem to be: by taking account of application knowledge and specific functionality (see Silego scaling cost-effective agility in mixed-signal).
With integrated devices, and particularly an array of analog and mixed-signal functions, there is often a quandary over what resources to include and what to leave out. In addition, in the analog case, when these resources are configured performance can vary depending on how the resources are hooked up. This pushes back on the design software and often requires an iterative approach to prototyping the FPAA/CMIC.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Blogs
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters
- Silicon Insurance: Why eFPGA is Cheaper Than a Respin
- Power, Not Area: Why Edge GPU Design Is Entering a New Era