Why 450mm Will Be Pushed-Back Even Further
March 3, 2014
A Must-See Chart From ISSCC2014
The chart shown below was presented at ISSCC 2014 by Dinesh Maheshwari, CTO of the Memory Products Division at Cypress Semiconductors. The slide clearly illustrates that embedded SRAM ("eSRAM") scaling is broken.
Instead of the expected 4X density improvement for a large memory block with two nodes of scaling, the improvement range is only 1.6X for low performance to 1.1X at good performance. Since eSRAM dominates most SoC silicon area, we have to conclude that dimensional scaling is broken as well. Let's discuss this further…
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Why IC Prices Will Be High In 2011
- Global semiconductor market will be $313 billion in 2012: SSIA
- Global semiconductor industry keeps consolidating; 28nm will be stable: Dr. Wally Rhines
- Will your next ASIC ever be an FPGA?
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era