What Is Viral in CXL 3.0?
Introduction to CXL 3.0
CXL 3.0 is an open-standard interconnect technology that builds upon PCIe 6.0 to facilitate high-speed communication between CPUs and peripheral devices. With a doubled bandwidth of 64 GT/s and enhanced fabric capabilities, CXL 3.0 aims to optimize system-level flows, improve resource utilization, and enable new device types for composable disaggregated infrastructure.
Unveiling the Viral Feature
Viral is an error containment mechanism. CXL links and CXL devices are expected to be Viral-compliant. Viral support capability and control for enabling are reflected in the DVSEC. Viral is not a replacement for existing error-reporting mechanisms. Instead, its purpose is an additional error-containment mechanism.
To read the full article, click here
Related Semiconductor IP
- PCIe 6.0 / CXL 3.0 PHY & Controller
- CXL 3.0 Subsystem
- CXL 3.0 Dual Mode Controller
- CXL 3.0 Device Controller
- CXL 3.0 Host Controller
Related Blogs
- Unveiling NOP Insertion Hint: A Performance Optimizer in CXL 3.0
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- What is the difference between processor configuration and customization?
- What is cloud-based security lifecycle management for connected objects and why is it important?
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing