What is SweRV Core EH2?
In mid-May, CHIPS Alliance announced the open sourcing of the SweRV Core™ EH2 and SweRV Core EL2 designed by Western Digital. These cores, as well as the earlier EH1, are now supported by Codasip’s SweRV Core Support Package which provides all of the components necessary to design, implement, test, and write software for a SweRV Core-based system-on-chip. But what is SweRV Core EH2?
The SweRV Core EH1 was the first to be released through CHIPS Alliance and was a core aimed at high-end embedded applications including Western Digital’s flash controllers and SSDs. The core is a dual issue, superscalar, high-performance core with 9 pipeline stages. The EH2 is an exciting further development aimed at delivering even more performance for IoT, artificial intelligence and data-intensive embedded applications.
To read the full article, click here
Related Semiconductor IP
- Processor Development Toolset
- 32 Bit - Embedded RISC-V Processor Core
- Dual-issue Linux-capable RISC-V core
- 32 Bit - Embedded RISC-V Processor Core
- 32 bit - Compact RISC-V Processor Core
Related Blogs
- What Is Processor Core Complexity?
- What is cloud-based security lifecycle management for connected objects and why is it important?
- What is OTA in automotive? Over the air updates explained.
- Rambus CSI-2 Tx Controller Core is ISO-26262 Certified
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era