Silicon Hive CTO: How Transaction-Based Acceleration Speeds IP Verification And Prevents TV "Crashes"
Jeroen Leijten is Chief Technology Officer for Silicon Hive, a Dutch company that has quickly become one of the world's leading intellectual property (IP) providers of imaging and video processing solutions for rapidly changing market segments such as connected, interactive digital televisions and smart phones. Silicon Hive programmable parallel system solutions are licensed by semiconductor companies such as Samsung, LSI and Intel. Silicon Hive engineers recently implemented a use model called"transaction-based acceleration" (TBA) with the Cadence Palladium III accelerator/emulator to verify some of Silicon Hive's most advanced multimedia system IP solutions (including hardware and software). Jeroen recently sat down to talk with us about his team's work.
To read the full article, click here
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related Blogs
- AI-Based Sequence Detection for IP and SoC Verification & Validation
- Industry's First Verification IP for Arm AMBA CHI-G
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- Industry's First Verification IP for PCIe 7.0
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments