The Future of Silicon Innovation in the Chiplet Era
We are entering a golden age of silicon innovation with disruptive innovation shaping how the foundations of computing will be designed, delivered, and deployed at scale. This is an area of the computing landscape that the TechArena has invested more than a fair share of time with expert discussions on CXL and UCIe, two industry standards that aim to change the face of data center infrastructure as we’ve known it for the past quarter century. This is why I was delighted to catch up with Letizia Giuliano, Alphawave Semi’s vice president of IP and product management, at the MemCon conference in Mountain View, California.
Alphawave Semi has emerged as a leader in high speed connectivity IP and silicon, and while they were focused on their HBM solutions at MemCon, their ambitions are much broader moving into IP blocks that can extend from data center SSD delivery to optics to future chiplet designs for UCIe powered compute. Letizia is a veteran of semiconductor design having worked on the complex and innovative Ponte Vecchio solution at Intel before joining Alphawave Semi, and our conversation was insightfully reflective of a new breed of semi innovator that is focusing on delivering core capabilities really well to fuel optimal package delivery.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP