The Future of Emulation on Display
Marrying high-performance hardware with "smart" applications will make emulators workhorses for addressing complex system-level design verification challenges.
DVCon, a conference for design and verification engineers, kicks off next week in San Jose, California. At this conference, hardware emulation will be a much-discussed topic in the program and in hallway conversations.
After three decades of somewhat slow, but steady, progress in hardware emulation technology, its future looks bright for accelerated advancements and expectations of new developments. Over the past 30 years, hardware emulators have evolved both in terms of hardware and the supporting software. A quick scan through hardware specifications of a typical emulator of the late 1980s compared with today's best-in-class reveals that improvements of several characteristics have reached a factor of about 1,000 times.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- Building the Future of AI on Intelligent Accelerators
- Future of PQC on OpenTitan
- MIPI: Powering the Future of Connected Devices
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car