The emerging middle class of EDA
Many people look to me for predictions about changes in the EDA industry and some even talk about predictions that I made 10 years or more ago that are proving to be true. When many of those predictions are first made, people ask what I am drinking, especially those related to ESL and verification. But I have to admit there are other changes that take me by surprise, or perhaps more accurately they were happening right in front of my eyes and I just didn’t notice. One of those changes hit me in the face at DAC this year. It is the way in which the EDA industry itself is changing. The business models, the notions of startups being acquired by the big three as they consolidate the industry to provide front to back flows for the complete design cycles has almost stopped. Those days are over, or at the very least in decline.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- Enhancing Edge AI with the Newest Class of Processor: Tensilica NeuroEdge 130 AICP
- MIPI: Powering the Future of Connected Devices
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car