Spec-based Coverage Closure with Synopsys VIP
January 30, 2015
Here, Synopsys R&D Director Bernie DeLay talks about achieving coverage closure for protocol compliance checking and integration testing by utilizing the built-in verification plans and functional coverage provided with VC VIP.
He describes configuration-aware coverage: how it correlates with the user’s specification
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Reducing Manual Effort and Achieving Better Chip Verification Coverage with AI and Formal Techniques
- Coverage Models - Filling in the Holes for Memory VIP
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation