Semiconductor IP Becomes A Critical Element in ASIC Design
February 20, 2012
Clearly one of the market trends proving troublesome in the traditional ASIC value chain is the lack of silicon correlated custom IP. And make no mistake, semiconductor IP is a critical decision since it drives both chip level and system level technology differentiation.
Under the traditional ASIC model, vendors had their own IP, silicon-proven and tuned to their own fabs. This was a good thing as it assured a fast ramp to volume and more predictable yield curves. The downside was that IP catalogs were somewhat limited which constrained product differentiation. And now a staggering 49 fabs were shut down in 2009-11 as traditional ASIC vendors and IDMs continue to go fabless.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Memory-Aware ASIC Design for AI Workloads
- As Vehicles Become Data Centers: Why Interface IP Integration Matters in SoC Design
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era