Scale & Scalability -- The Keys to True FPGA-Based Verification
May 29, 2015
Scalable FPGA-based verification has become a serious alternative to big-box emulation.
Did you see the news?
Aldec is adopting Xilinx Virtex UltraScale devices in its seventh-generation Hardware Emulation Solution, HES-7, thereby heralding a great leap in the capability of FPGA-based verification. There's more detail in this press release from whence you can also download the technical specification.
Now read on...
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- UALink Under the Hood: Why Full-Stack Verification Wins
- The Practical Guide to eFPGA Integration
- Avoid The Hidden Bottleneck Of Integration At Scale
- Audio AI at the Edge: When the Tiniest Devices Learn to Listen
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era