Scale & Scalability -- The Keys to True FPGA-Based Verification
May 29, 2015
Scalable FPGA-based verification has become a serious alternative to big-box emulation.
Did you see the news?
Aldec is adopting Xilinx Virtex UltraScale devices in its seventh-generation Hardware Emulation Solution, HES-7, thereby heralding a great leap in the capability of FPGA-based verification. There's more detail in this press release from whence you can also download the technical specification.
Now read on...
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- IDS-Verify™: From Specification to Sign-Off – Automated CSR, Hardware Software Interface and CPU-Peripheral Interface Verification
- Verification Sanity in Chiplets & Edge AI: Avoid the “Second Design” Trap
- AI in Design Verification: From Experimentation to Measurable Capability
- Addressing DV Professionals’ Need to Reduce Verification Errors in Complex Designs
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects