Scale & Scalability -- The Keys to True FPGA-Based Verification
May 29, 2015
Scalable FPGA-based verification has become a serious alternative to big-box emulation.
Did you see the news?
Aldec is adopting Xilinx Virtex UltraScale devices in its seventh-generation Hardware Emulation Solution, HES-7, thereby heralding a great leap in the capability of FPGA-based verification. There's more detail in this press release from whence you can also download the technical specification.
Now read on...
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- The On-Device LLM Revolution: Why 3B-30B Models Are Moving to the Edge
- The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
- The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA