Can You Save 15% of you ASIC Package Cost Today? Hint: Wirebonds
August 1, 2012
In today’s competitive semiconductor space everybody is eager to reduce their ASIC production cost. Some say that dramatic redesign changes would lead to significant reduction in chip cost, for instance – using a more advanced silicon technology node to shrink the die size. But this is really a big and painful step.
In this post I will describe a very simple method which will enable you to cut 5% to 15% of your assembly cost.
Related Semiconductor IP
- Verification IP for MIPI SoundWire
- 100M/1G/ TSN Endpoint DO-254 IP Core
- Image Signal Processor
- H.265 / HEVC Video Codec
- H.264 / AVC Video Encoder
Related Blogs
- 5 Easy Steps to Calculate ASIC Unit Cost
- Want 10nm Wafers? That'll Cost You
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- Design specification: The cornerstone of an ASIC collaboration
Latest Blogs
- Mastering Semiconductor Chip Design: Tools, Techniques, and Best Practices
- Strategies for FPGA to ASIC Migration for Product Teams
- Two AI Brains Are Better Than One
- Your FPGA prototype runs. Can you see inside it?
- The Next Leap in Datacenter AI: Orchestrating Custom Accelerators with SiFive Intelligent Control Units (ACUs)