Can You Save 15% of you ASIC Package Cost Today? Hint: Wirebonds
August 1, 2012
In today’s competitive semiconductor space everybody is eager to reduce their ASIC production cost. Some say that dramatic redesign changes would lead to significant reduction in chip cost, for instance – using a more advanced silicon technology node to shrink the die size. But this is really a big and painful step.
In this post I will describe a very simple method which will enable you to cut 5% to 15% of your assembly cost.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related Blogs
- 5 Easy Steps to Calculate ASIC Unit Cost
- Want 10nm Wafers? That'll Cost You
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- Design specification: The cornerstone of an ASIC collaboration
Latest Blogs
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC