Samsung Foundry and Synopsys Accelerate Multi-Die System Design
Multi-die systems are making big inroads in the semiconductor world. With compute-intensive applications like AI, high-performance computing (HPC), and automotive demanding more bandwidth and performance, heterogeneously integrated dies provide a way to deliver on these needs. While the chip design steps may be similar to those of their monolithic system on chip (SoC) counterparts, multi-die systems bring new challenges that call for holistic new approaches and technologies.
To support its customers on their journeys, Samsung Foundry needed to solve key system implementation challenges for their multi-die system. The foundry found its answers working with Synopsys, which has pioneered a comprehensive and scalable solution for fast heterogeneous integration. Working together, the two companies have developed Samsung Foundry’s Multi-Die System Implementation Flow with Synopsys 3DIC Compiler, supporting Samsung process nodes and I-Cube™ and X-Cube™ technologies. Two test chips successfully validate the manufacturing technology and design methodology. Samsung Foundry discussed its journey at this year’s SNUG Silicon Valley 2023 conference. Read on for details.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Samsung Foundry Accelerates Billion-Gate Low-Power Signoff with Synopsys VC LP
- Avoiding Multi-Die System Re-spins with New Early Architecture Exploration Technology
- Can GPUs Accelerate Digital Design Implementation?
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing