Sunny skies and electric energy: RISC-V Summit Europe 2024 shines in Munich
This week, the 2024 edition of RISC-V Summit Europe took place in lovely Munich, Germany. Those of us who attended last year’s edition in Barcelona might not have expected the same weather but Munich was up for the challenge and served us a sunny, hot week, only interrupted by a thunderstorm that shook up some conference attendees (including me!) on the Wednesday afternoon. However, thunderbolts and lightning were also present in a less literal form as massive applause following the many talks, and an abundance of photos and selfies taken in the expo hall and at the social events.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- 5 things I will remember from the 2022 RISC-V Summit
- SiFive Makes a Splash at the RISC-V Summit with 10+ Talks, Demos, and a Surprise Product Reveal
- When tapas meet tech: Barcelona's RISC-V Summit feeds our appetite for innovation
- RISC-V Summit US 2023: CHERI in full bloom!
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP