API Paves Road for Multicore SoCs
A new API from the Multicore Association eases the job of programming increasingly heterogeneous embedded processors.
Until roughly a decade ago, processors consisted of a single core. Performance increases were largely driven by frequency scaling. Since then, processor architectures have undergone significant changes to lower power consumption and optimize performance.
To satisfy the demand for high performance even in small devices, hardware manufactures increasingly provide specialized accelerators for compute-intensive tasks. Many chips for embedded systems not only have an integrated graphics processing unit beside the main processor, but also contain additional hardware such as digital signal processors or programmable logic devices.
The trend towards heterogeneity is expected to continue. One recent study said heterogeneous systems provide an effective way of responding to the ever-increasing demand for computing power. A separate report published by the IEEE said heterogeneous architectures will remain one of the top challenges in computer science until 2022.
To read the full article, click here
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related Blogs
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
- Jeff Bier's Impulse Response - Mobile Application Processors Shift to Embedded Applications
- Makimoto's Wave Revisited for Multicore SoC Design
- Configurable LLDB for (not only) embedded RISC-V processors
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP