Moving Towards Requirements-Driven Verification & Test
Due to the rising complexity, time-to-market demands, and variability involved in building requirements of critical hardware and software systems, it is absolutely essential to have a robust requirements sign-off capability. It's particularly applicable for systems where the financial cost of failure is significant, when systems are safety-critical, or where there is a high security factor.
Current industry practice: "Mind the Gap"
Even though a wide array of tools is available for analysing source code and testing executable code, there are no tools that automatically track the results of tests as they apply to requirements.
Current common practice in requirements tracing stops at test definition, leaving unattended the need to ensure that requirements have tests defined against them and that these tests have successfully completed. This creates a gap between the requirements capture tools available and the features available in the wide array of test-only products.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- Industry's First Source Code Test Suite and Verification IP for Arm AMBA ACE5 and AXI5 Enables Early Adopter Success
- Standing the Test of Time: How Advanced Protocol Verification Creates Bulletproof SoC Designs
- Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
- Formal verification best practices: towards end-to-end properties
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects