Real Number Model Development and Application in Mixed-Signal SoC Verification
April 9, 2012
With the escalating complexity of analog mixed-signal (AMS) chips, increasing digital content in response to new functionality demands, and steady growth of IP blocks into larger and larger SoCs, traditional AMS verification flows are becoming inefficient in handling full chip verification. High performance digital verification and high accuracy analog verification represented the foundation for traditional AMS verification, characterized by performance and accuracy tradeoffs -- thus making AMS verification the biggest challenge facing verification engineers today.
To read the full article, click here
Related Semiconductor IP
- 128MHz PLL for ams 0.18u Processes
- 600MHz General Purpose PLL for ams 180nm
- 16 Bit 10 kS/s Incremental Delta-Sigma ADC on AMS H35
- 12-Bit 1 MS/s DAC with voltage output on AMS C18
- 10 Bit 40 MS/s Pipeline ADC on AMS C18
Related Blogs
- Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server SoC Application
- Accelerate SoC Verification, Experts available
- Standing the Test of Time: How Advanced Protocol Verification Creates Bulletproof SoC Designs
- Arm Virtual Platform co-simulation solution accelerates SoC verification
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP