Real Number Model Development and Application in Mixed-Signal SoC Verification
April 9, 2012
With the escalating complexity of analog mixed-signal (AMS) chips, increasing digital content in response to new functionality demands, and steady growth of IP blocks into larger and larger SoCs, traditional AMS verification flows are becoming inefficient in handling full chip verification. High performance digital verification and high accuracy analog verification represented the foundation for traditional AMS verification, characterized by performance and accuracy tradeoffs -- thus making AMS verification the biggest challenge facing verification engineers today.
To read the full article, click here
Related Semiconductor IP
- 600MHz General Purpose PLL for ams 180nm
- 16 Bit 10 kS/s Incremental Delta-Sigma ADC on AMS H35
- 12-Bit 1 MS/s DAC with voltage output on AMS C18
- 10 Bit 40 MS/s Pipeline ADC on AMS C18
- 128MHz PLL for ams 0.18u Processes
Related Blogs
- Accelerate SoC Verification, Experts available
- Standing the Test of Time: How Advanced Protocol Verification Creates Bulletproof SoC Designs
- Arm Virtual Platform co-simulation solution accelerates SoC verification
- AI-Based Sequence Detection for IP and SoC Verification & Validation
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space