Real Number Model Development and Application in Mixed-Signal SoC Verification
April 9, 2012
With the escalating complexity of analog mixed-signal (AMS) chips, increasing digital content in response to new functionality demands, and steady growth of IP blocks into larger and larger SoCs, traditional AMS verification flows are becoming inefficient in handling full chip verification. High performance digital verification and high accuracy analog verification represented the foundation for traditional AMS verification, characterized by performance and accuracy tradeoffs -- thus making AMS verification the biggest challenge facing verification engineers today.
To read the full article, click here
Related Semiconductor IP
- 128MHz PLL for ams 0.18u Processes
- 600MHz General Purpose PLL for ams 180nm
- 16 Bit 10 kS/s Incremental Delta-Sigma ADC on AMS H35
- 12-Bit 1 MS/s DAC with voltage output on AMS C18
- 10 Bit 40 MS/s Pipeline ADC on AMS C18
Related Blogs
- Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server SoC Application
- Accelerate SoC Verification, Experts available
- Standing the Test of Time: How Advanced Protocol Verification Creates Bulletproof SoC Designs
- Arm Virtual Platform co-simulation solution accelerates SoC verification
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments