Lead Times Up, Inventories Low, Double-Ordering Rife, Capacity Strained
June 23, 2010
The chip upturn is following its traditional pattern - inventory levels remain low, double ordering appears common, lead times are lengthening and capacity is straining to keep up with demand..
"Chip makers and other participants in the chain are shorter on supply than is widely perceived," says iSuppli's Carlo Ciriello.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Could China Take the Lead in Installed 300mm Capacity?
- Netbook Chip-Set Orders To Max Out Capacity At TSMC & UMC
- Advanced Fab Capacity Utilisation Tops 90%
- TSMC UMC Lead Semiconductor Recovery - Record Year in 2010
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP