Lead Times Up, Inventories Low, Double-Ordering Rife, Capacity Strained
June 23, 2010
The chip upturn is following its traditional pattern - inventory levels remain low, double ordering appears common, lead times are lengthening and capacity is straining to keep up with demand..
"Chip makers and other participants in the chain are shorter on supply than is widely perceived," says iSuppli's Carlo Ciriello.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Blogs
- Could China Take the Lead in Installed 300mm Capacity?
- Netbook Chip-Set Orders To Max Out Capacity At TSMC & UMC
- Advanced Fab Capacity Utilisation Tops 90%
- TSMC UMC Lead Semiconductor Recovery - Record Year in 2010
Latest Blogs
- AI in Design Verification: Where It Works and Where It Doesn’t
- PCIe 7.0 fundamentals: Baseline ordering rules
- Ensuring reliability in Advanced IC design
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions