Key Takeaways from the TSMC Technology Symposium Part 2
In Part 1, we reviewed four of the highlights of the recent TSMC Technology Symposium in San Jose. This article details the “Final Four” key takeaways from the TSMC presentations, and includes a few comments about the advanced technology research that TSMC is conducting.
(4) The 7nm node will immediately bifurcate into two technology offerings.
As mentioned in Part 1 of the symposium review, TSMC is expanding their focus to address a wider set of application markets. N7FF will be introduced with mobile and high-performance computing offerings from the start, with a corresponding design enablement “platform” releases for different markets.
Historically, the 55nm, 40nm, 28nm, and 16nm nodes have indeed been defined with multiple variants, and have continued to evolve beyond the initial offering -- e.g., the 55ULP, 40ULP, 28HPC+, and 16FFC technology options mentioned in Part 1. (TSMC indicated that the 10nm node will also subsequently receive an ultra-low power ULP release.)
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related Blogs
- Key Takeaways from the TSMC Technology Symposium Part 1
- Word from the Source - USB-IF on USB Type-C and Alternate Modes (Jeff Ravencraft Interview - Part 2)
- TSMC Technology Symposium: Process Status
- TSMC Technology Symposium 2018
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU