TSMC Technology Symposium: Process Status
March 21, 2016
At the recent TSMC Technology Symposium, various speakers gave details of the various TSMC processes. Since the rules of the technology symposium are that you can take notes but not record the presentation, nor photograph anything (and they don't hand out slides), the day is a bit like drinking from a firehose. Here's the important stuff I managed to note.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related Blogs
- TSMC OIP: Process Status
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
- Sensor Fusion and ADAS in TSMC Automotive Processes
- Synopsys Tapes Out SLM PVT Monitor IP on TSMC N5 and N3E Processes
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space