In-house layout goes the way of home-grown EDA
April 15, 2013
I think the practical end to in-house layout may be in sight. I say this for several reasons; complexity, learning curve, peak-load labor requirements and alternative use of manpower.
Let’s take a look at each issue and see what one might conclude. I think I have it right, but who knows, maybe I’m the only one that sees the murky end to internal layout teams at most organizations.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- MIPI: Powering the Future of Connected Devices
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects