In-house layout goes the way of home-grown EDA
April 15, 2013
I think the practical end to in-house layout may be in sight. I say this for several reasons; complexity, learning curve, peak-load labor requirements and alternative use of manpower.
Let’s take a look at each issue and see what one might conclude. I think I have it right, but who knows, maybe I’m the only one that sees the murky end to internal layout teams at most organizations.
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DAC 2024 - Showcasing the future of RISC-V through EDA
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA